ATA8743-PXQW【PDF 63/238 页】MCU W/TRANSMITTER ASK/FSK 24QFN

收藏本站

您好，
买卖IC网欢迎您。
请登录
免费注册

买卖IC网

Sheet目录52

59页 60页 61页 62页 [63页]64页 65页 66页 67页

9152BINDCO02/10

ATA8743

the next time-out will generate a reset. To avoid the Watchdog Reset, WDIE must be set after

each interrupt.

" Bit 4 WDCE: Watchdog Change Enable

This bit must be set when the WDE bit is written to logic zero. Otherwise, the Watchdog will not

be disabled. Once written to one, hardware will clear this bit after four clock cycles. See the

description of the WDE bit for a Watchdog disable procedure. This bit must also be set when

changing the prescaler bits. See Timed Sequences for Changing the Configuration of the

Watchdog Timer on page 61.

" Bit 3 WDE: Watchdog Enable

When the WDE is written to logic one, the Watchdog Timer is enabled, and if the WDE is written

to logic zero, the Watchdog Timer function is disabled. WDE can only be cleared if the WDCE bit

has logic level one. To disable an enabled Watchdog Timer, the following procedure must be

followed:

1. In the same operation, write a logic one to WDCE and WDE. A logic one must be written

to WDE even though it is set to one before the disable operation starts.

2. Within the next four clock cycles, write a logic 0 to WDE. This disables the Watchdog.

In safety level 2, it is not possible to disable the Watchdog Timer, even with the algorithm

described above. See Timed Sequences for Changing the Configuration of the Watchdog

Timer on page 61.

In safety level 1, WDE is overridden by WDRF in MCUSR. See MCUSR MCU Status Regis-

ter on page 62 for description of WDRF. This means that WDE is always set when WDRF is set.

To clear WDE, WDRF must be cleared before disabling the Watchdog with the procedure

described above. This feature ensures multiple resets during conditions causing failure, and a

safe start-up after the failure.

Note:

If the watchdog timer is not going to be used in the application, it is important to go through a

watchdog disable procedure in the initialization of the device. If the Watchdog is accidentally

enabled, for example by a runaway pointer or brown-out condition, the device will be reset, which

in turn will lead to a new watchdog reset. To avoid this situation, the application software should

always clear the WDRF flag and the WDE control bit in the initialization routine.

" Bits 5, 2..0 WDP3..0: Watchdog Timer Prescaler 3, 2, 1, and 0

The WDP3..0 bits determine the Watchdog Timer prescaling when the Watchdog Timer is

enabled. The different prescaling values and their corresponding Timeout Periods are shown in

Table 16-4 on page 64.

Table 16-3. Watchdog Timer Configuration

WDE

WDIE

Watchdog Timer State

Action on Time-out

Stopped

None

Running

Interrupt

Running

Reset

Running

Interrupt

发布紧急采购，3分钟左右您将得到回复。

采购需求

(若只采购一条型号，填写一行即可)

*型号	*数量	厂商	批号	封装

添加更多采购

采购需求

发布成功！您可以继续发布采购。也可以进入我的后台，查看报价

发布成功！您可以继续发布采购。也可以进入我的后台，查看报价

我的联系方式